Efficient qubit routing for a globally connected trapped ion quantum computer by Webber, Mark et al.
Efficient qubit routing for a globally connected trapped ion 
quantum computer
Article  (Published Version)
http://sro.sussex.ac.uk
Webber, Mark, Herbert, Steven, Weidt, Sebastian and Hensinger, Winfried K (2020) Efficient 
qubit routing for a globally connected trapped ion quantum computer. Advanced Quantum 
Technologies. a2000027 1-11. ISSN 2511-9044 
This version is available from Sussex Research Online: http://sro.sussex.ac.uk/id/eprint/92398/
This document is made available in accordance with publisher policies and may differ from the 
published  version or from the version of record. If you wish to cite this item you are advised to 
consult the publisher’s version. Please see the URL above for details on accessing the published 
version. 
Copyright and reuse: 
Sussex Research Online is a digital repository of the research output of the University.
Copyright and all moral rights to the version of the paper presented here belong to the individual 
author(s) and/or other copyright owners.  To the extent reasonable and practicable, the material 
made available in SRO has been checked for eligibility before being made available. 
Copies of full text items generally can be reproduced, displayed or performed and given to third 
parties in any format or medium for personal research or study, educational, or not-for-profit 
purposes without prior permission or charge, provided that the authors, title and full bibliographic 
details are credited, a hyperlink and/or URL is given for the original metadata page and the 
content is not changed in any way. 
FULL PAPER
www.advquantumtech.com
Efficient Qubit Routing for a Globally Connected Trapped
Ion Quantum Computer
Mark Webber, Steven Herbert, Sebastian Weidt, and Winfried K. Hensinger*
The cost of enabling connectivity in noisy intermediate-scale quantum (NISQ)
devices is an important factor in determining computational power. A qubit
routing algorithm is created, which enables efficient global connectivity in a
previously proposed trapped ion quantum computing architecture. The
routing algorithm is characterized by comparison against both a strict lower
bound, and a positional swap based routing algorithm. An error model is
proposed, which can be used to estimate the achievable circuit depth and
quantum volume of the device as a function of experimental parameters. A
new metric based on quantum volume, but with native two-qubit gates, is
used to assess the cost of connectivity relative to the upper bound of free, all
to all connectivity. The metric is also used to assess a square-grid
superconducting device. These two architectures are compared and it is
found that for the shuttling parameters used, the trapped ion design has a
substantially lower cost associated with connectivity.
1. Introduction
Quantum computers are expected to solve classically intractable
problems, such as accurately simulating the dynamics of large
molecules,[1,2] which would greatly impact both material sci-
ence and the pharmaceutical industry. In the finance industry,
even minor advantages can lead to significant returns.[3] Phase
estimation[4] (for quantum chemistry) and Shor’s algorithm[5]
(for breaking RSA encryption) are two algorithms which promise
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an exponential speed up,[6,7] but they both
require a fault tolerant device for useful
applications. Error correction techniques,
such as the surface code,[8–10] which facili-
tate a fault tolerant device have a very large
physical to logical qubit overhead, requir-
ing physical qubit numbers in the range of
105–108.
In recent years, there has been growing
interest and algorithmic development for
noisy intermediate-scale quantum (NISQ)
computers[11] which do not require fault
tolerance. The realization of “quantum
supremacy”[12] represents a major mile-
stone for such systems. Hybrid quantum al-
gorithms, such as the variational quantum
eigensolver,[13,14] may provide an exponen-
tial speed up as compared to the classical
counterparts. Assessing the capability of
NISQ devices to run quantum algorithms is quite distinct from
that of full-scale error-corrected quantum computers. For NISQ
devices, this typically involves quantifying the achievable circuit
depth of the device which represents the number of sequential
gate operations that can be executed within the available coher-
ence time. The analysis can be done in reverse to instead tailor
near term algorithms to a specific device.
Superconducting circuits[15] and trapped ion devices[16] are two
of the leading quantum computing platforms. In particular, one
architecturewhich offers a scalable approach to trapped ion quan-
tum computing is based on a large connected ion trap array.[17,18]
This provides a solution to scale to very large qubit numbers,
which will be a requirement to run many important algorithms.
A key component of this architecture is the shuttling of individ-
ual ions to enable connectivity.[19–21]
To utilize this shuttling-based trapped ion architecture, it is
necessary to have a routing algorithmwhich canmove large num-
bers of ions across the square grid array in parallel, and in an
efficient manner. In this manuscript, we provide an ion routing
algorithm which can enable arbitrary global connectivity, and we
quantify its efficiency relative to a lower bound. When consider-
ing the achievable circuit depth of a NISQ device, one must in-
clude factors such as connectivity, gate fidelity, and the coherence
time of the qubit.We provide an errormodel which can be used to
estimate the achievable circuit depth of this quantum computing
design as a function of experimental parameters.
Quantum computing architectures vary greatly, from the
underlying system which represents the qubit, the available
quantum gate set, and to the means by which qubit connec-
tivity is enabled. For superconducting architectures, qubits are
stationary and connectivity is enabled through sequences of
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Figure 1. A) A depiction of a single X junction which is repeated to form a grid on which the ions are restricted to, with zones dedicated to specific tasks.
B) A 3D representation of a quantum computing device using our proposed routing algorithm, where the yellow grid represents the X-Junctions, which
the ions (red spheres) are restricted to, and the blue squares represent gate zones. The digitization of the simulation can be seen with a resolution of
seven positions between adjacent X-Junctions. Arrows represent the lane priority of the routing algorithm. C) A close up of an X-Junction from (B). The
routing logic used to decongest X-Junction centers involves occasionally ignoring the lane priority. Ions assigned to interior gate zones (blue square
labeled D) have the closest X-Junction center (labeled B) as their destination (one space off the center because it is an area of lower trap stability (labeled
A and C)). The ion in square A has been assigned to the local gate zone and it will travel back and forth between positions A and C directly, by ignoring
the lane priority, to decongest for ions still travelling to their gate zone.
swap gates via nearest neighbor interactions, which will incur a
high gate overhead for globally connected algorithms. For square
grids with nearest neighbor connectivity, the best knownmethod
for globally connected algorithms onN qubit scales with an over-
head of Θ(N0.5),[22] although it is only logarithmic if non-planar
architectures are considered[23,24] and optimisation of this swap-
ping procedure is necessary to maximize performance.[25,26] The
characteristics of the desired algorithm will dictate the degree to
which a device with inherent all-to-all connectivity outperforms a
device which has a cost associated with enabling connectivity.[27]
The way in which connectivity is enabled varies greatly even
within the trapped ion architectures. Architectures with station-
ary ions confined to a linear string benefit from global connec-
tivity and multi-qubit gates[28,29]; however, as the number of ions
co-existing in a single trap increases, it becomes progressively
challenging to maintain key device specifications, such as gate
fidelity. Furthermore, as the ion number N increases, gate times
increase as
√
N, and the increasing requirement on the number
of motional modes will eventually lead to frequency crowding.[30]
Shuttling and swap operations may instead be used to enable
connectivity by positioning multiple ions into the same region
of space, where local gates may be performed. This introduces
different challenges, but all required register reconfiguration op-
erations have been demonstrated and several groups are further
improving on aspects such as speed and reliability. There are
two main approaches to enable connectivity between trapped ion
modules, one involves the use of photonic interconnects,[31,32]
while the other, as described in the architecture analyzed in this
manuscript, utilizes electric fields to connect adjacent modules.
The connected modules form a continuous 2D plane, resulting
in connection speeds between modules orders of magnitude
higher as compared to photonic interconnects.
The quantum computing architecture investigated in this
manuscript consists of an ion trap array on a microchip, giving
rise to a 2D grid to which all ions are restricted. The ions (where
each ion represents a physical qubit) do not have to be stationary
and are instead able to traverse the grid via shuttling operations.
Entangling operations are performed by bringing the two (or
more) desired ions to the same region of space (a gate zone). The
smallest repeated unit of the architecture is the X-Junction (see
Figure 1A). Logic gates may be performed by applying static volt-
ages to amicrochip in the presence of globally appliedmicrowave
fields and a local magnetic field gradient.[33] An alternative ap-
proach insteadmakes use of pairs of laser beams to execute quan-
tum gates,[34] but this may bemore challenging to implement for
large numbers of qubits. This electronic microwave-based archi-
tecture has a clear path toward scaling to large qubit numbers,[18]
and constitutes a practical blueprint for a quantum computer ca-
pable of solving some of the hardest problems, such as breaking
RSA encryption. Furthermore, arbitrary two-qubit connectivity
can be enabled in near-term devices relying only on ion shuttling
operations (which can have a state fidelity comparable to station-
ary trapped ions[35]), without sequences of swap gates, as may be
required in other architectures. To run an algorithm on a quan-
tum computer based on this design, one first needs a routing al-
gorithm which efficiently enables arbitrary connectivity between
the ions in the square grid device, which is the main challenge
addressed in thismanuscript. The relevance of thismanuscript is
independent of the specific choice of gate operation, ion species,
and transition. Finding the optimum instruction set for each in-
dividual ion in real time is intractable and so we have solved the
problem in a heuristic manner. The solution is motivated by one-
way traffic flowwith additional rule sets to deal with junction cen-
ters more efficiently. We quantify the efficiency of our approach
relative to an unattainable lower bound and investigate its flexi-
bility with regards to device shape and ion density. We use these
results, in combination with an error model we propose, to in-
vestigate the achievable depth and quantum volume for this de-
sign as a function of experimental parameters. We have made
the error model publicly available.[36] Quantum volume (QV) is a
conceived metric for quantum computational power designed to
enable sincere comparison between architectures,[37] and we will
discuss it in more detail in Section 3.2.
We have developed a simulation tool for the previously pro-
posed architectural design of Lekitsch et al.[18] The simulation
tool was used to develop and assess routing algorithms. The re-
mainder of this manuscript is organized as follows: In Section 2,
we start by specifying the architecture and the connectivity prob-
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lem to be solved, and then go on to explain the simulation tool
and the developed routing algorithm. In Section 3.1, we quantify
the efficiency and versatility of our routing algorithm and in Sec-
tion 3.2, we present results on the achievable depth and quantum
volume as a function of experimental parameters.
2. Problem Specification and Routing Algorithm
In the design being investigated here, ions (each encoding a
single qubit) are restricted to a square grid (see Figure 1B) which
consists of an array of repeated X-Junctions (see Figure 1A),
each containing a single gate zone. Ions must first be shuttled
(physically moved) into the gate zones for gates to be performed.
The X-Junctions have a defined spacial resolution, which arises
from the fixed number of electrodes on each arm but ions may
be moved continuously. The gate zones enable both single and
two-qubit gates. To perform a quantum algorithm on this device,
it must first be decomposed into the native gate set, which can be
optimized.[38] A decomposed quantum algorithm is defined by
multiple rounds of gates; ideally, all the required gates of an indi-
vidual round will be applied in parallel; however, the qubit num-
ber, gate density of the algorithm, and the number of gate zones
will dictate the gate round overhead. In this architecture, each
gate round is further broken into two parts, a routing sequence,
where ions are shuttled into gate zones, which is then followed
by the application of gates. We use the terminology “shuttling”
to refer to the act of moving ions in the device, and “routing” to
refer to the higher order logic of the shuttling. In this design,
gates cannot be applied concurrently with shuttling. When the
required number of gates in an individual round exceeds the
number of available gate zones, it is necessary to have multiple
rounds of shuttling and gates; for example, a gate round over-
head of 2 would imply the need for: shuttle, apply gates, shuttle,
apply gates. The shuttling round, which enables the connectivity,
is the focus of this manuscript. When designing the routing
algorithm, we optimized for the total time taken to enable global
connectivity.
To enable arbitrary connectivity for this quantum comput-
ing architecture, we have created a simulation tool[36] which
represents the devices as a square grid consisting of iterated
X-Junctions (see Figure 1B). The simulation is digitized to a vari-
able resolution, where each position may contain 0, 1, or 2 ions.
The ions are distributed evenly across the grid near the center of
each X-Junction and a quantum circuit (list of required two-qubit
gates, i.e., ions that must be connected) is inputted. Ions which
are assigned to the same gate zone are able to combine as a
pair. Naive routing algorithms would not converge on a solu-
tion, as ions with opposite traveling directions meet and cause
permanent blockages. Positional swaps between ions have been
demonstrated experimentally[39] and their usage would simplify
the required routing algorithm. Here, we present a solution that
does not use swaps, and in Section 3, we compare the effective-
ness of routing both with and without swap operations. When
bench-marking the device, a randomly generated, globally con-
nected circuit was used. In order to assign ion (qubit) pairs to gate
zones, we employ a greedy approach, assigning each pair to the
nearest available gate zone (i.e., minimum combined distance of
travel for the two ions), and addressing the pairs in an arbitrary
order. This greedy approach is sufficient for a proof of principle
using this prototype ion-routing algorithm; however, we note that
it may not yield the optimum gate-zone designations overall. To
this end, amore sophisticated optimisationmay be considered in
future work, but we note that such combinatorial optimizations
are generally hard problems themselves.
At each time step in the simulation, each ion is evaluated and
moved sequentially according to the routing algorithm, which in-
volves assessing its location, local environment, and destination.
The routing algorithm we have developed assigns alternating di-
rection priorities to each lane of the square grid. The top-most
horizontal lane is a right-only lane, the lane below it is left-only,
and so on, and this also applies to vertical lanes (see Figure 1B).
We ensure that the outer perimeter of the device is a clockwise
loop regardless of the number of lanes, so that all gate zones can
be reached, which means that odd size devices, for example, one
which consists of 3 x 3 X-Junctions, will not have fully alternat-
ing lane directions and instead will have, right, left, left, and up,
down, down. We define a square grid device formed from M x
M X-Junctions to be of device size M. We preferentially position
gate zones on the exterior of the device where possible (on the
outer arms of the perimeter X-junctions). Exterior gate zones are
more favorable for routing as waiting ions do not block themove-
ment of other ions. For square devices, the number of interior
gate zones scale with device size as (M − 2)2 and the exterior gate
zones scale as 4M − 4, which results in a cross over point at de-
vice size 7 (98 qubits at 2 per X-Junction).
The centers of X-Junctions are decision points, where an ion
will follow the lane priority toward its destination. Ions can en-
ter the outer arms into the exterior gate zones only when it al-
lows them to reach their assigned destination. Ions which are
not destined to a gate zone during a given shuttling round have
their destination set to their current location, and therefore only
move to decongest. During development of the routing algo-
rithm, a major bottleneck identified was congestion at interior
gate zones. Devices larger than 2 x 2 have interior gate zones, and
the ions waiting there can cause permanent blockages or unnec-
essary movement depending on how they are handled. To rem-
edy this problem, an additional feature was included, in which
ions assigned to interior gate zones wait at the closest available
X-Junction center, where they are able to decongest efficiently by
temporarily ignoring the lane priority (see Figure 1C). The move-
ments available to each ion are dependent on multiple assigned
parameters. The following binary questions determine these pa-
rameters: Does this ion have a destination for this round of gates?
Is this a single ion or pair? Is this a waiting ion assigned to inte-
rior X-Junctions? The valid moves are then determined by using
these parameters in combination with the location and local envi-
ronment of the ion. At any particular time step, an ion may have
multiple valid moves available to it; hence, there is a hierarchical
list as follows from first priority to last: combine as a valid pair,
a lane priority ignoring move as a waiting ion, a lane priority fol-
lowing move. Ions with no valid moves available will wait until
the next time step.
3. Results
In Section 3.1 we assess the efficiency and versatility of our
routing algorithm. In Section 3.2 we present an error model
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Figure 2. A) Shuttling time, 𝜏 (scaled by the resolution of the model so that a time of 1 is equal to the time it takes to shuttle between two adjacent
X-Junctions) taken to enable connectivity as a function of device size (defined as a square grid consisting of M x M X-Junctions where M is the device
size). There are two qubits initialized per X-Junction (plotted here for a range of 8 to 512 qubits). Red squares: Shuttling time for the routing algorithm.
Green triangles: The lower bound (shortest route) shuttling time. The trend lines were generated using linear regression analysis and they both have a
gradient of 1.82. Vertical lines represent one standard deviation. The results are the average value over 300 iterations of randomly selected pairings. The
iteration number was chosen after investigating the mean and standard deviation convergence rate. B) Shuttling time as a function of qubit number.
The device size increases with qubit number when the device can no longer accommodate two qubits per X-Junction. Red squares: Shuttling time for
our routing algorithm. Green triangles: The lower bound (shortest route) shuttling time. Vertical lines represent one standard deviation and the dashed
lines mark where the device size is increased to accommodate the additional qubits
which utilizes the routing algorithm and includes experimental
parameters such as gate fidelities, coherence time, ion loss and
shuttling speed. We then use this error model to estimate the
achievable depth and quantum volume of quantum computers
based on this architecture.
3.1. Assessing the Routing Algorithm
In this section, we characterize the performance and flexibility
of our routing algorithm, which we refer to as lane priority
routing, within the framework of our abstract simulation tool.
In Section 3.2, we will introduce more practical considerations,
allowing us to quantify the expected fidelity associated with
enabling connectivity. Randomly generated depth 1 circuits onN
qubits consisting ofN∕2 two-qubit gates were iterated sufficiently
to represent the requirement of global connectivity. After each
iteration, we count the total number of time steps which were
required (𝜏), which can be converted into a total time (s) by con-
sidering the estimated speed at which one can shuttle between
adjacent X-Junctions. It is important to note that increasing the
speed of an individual shuttling operation may not always lead to
an increase in the final fidelity, as the quality of the shuttling op-
eration may impact on subsequent operations. At each iteration,
a lower bound is calculated for that particular set of pairings,
which is equal to the minimum number of time steps that will
enable connectivity. To calculate the lower bound, it is assumed
that qubits (ions) take the shortest path toward their destination
and swap with no time penalty (i.e., the time required for an ion
tomove one discrete step is independent of whether a swap is per-
formed or not). For a particular iteration, the ion with the greatest
distance to travel is identified, and the number of spacial steps
between its starting location and its destination is equal to the
lower bound.
The average shuttling time required to enable the global con-
nectivity can then be compared to the lower bound as shown in
Figure 2A. These results are for devices with perfect two-qubit
gate parallelizability, that is, there are two qubits initialized per
X Junction. We conjecture that the total shuttling time would
at best scale linearly with device size, M, because randomly se-
lected distances in a square scales linearly with the length of the
square. Both our routing procedure and the lower bound scale
linearly with the device size and with a gradient of 1.82. There is
a constant overhead associated with our routing which becomes
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Figure 3. A) The mean number of passes through an X-Junction center per ion as a function of qubit number for square devices with two qubits per X-
Junction. Vertical lines represent a single standard deviation. B) The relative frequency distribution of passes through X-Junction centers for four different
device sizes, 4 × 4 (N = 32), 6 × 6 (N = 72), 8 × 8 (N = 128), and 10 × 10 (N = 200). Red bars: Qubits assigned to exterior gate zones. Green bars:
Qubits assigned to interior gate zones. 300 iterations of the globally connected depth-1 algorithm were used to generate a representative sample, and
the frequency is scaled accordingly.
less significant the larger the device is. The scaling for total shut-
tling time, 𝜏, as a function of qubits, N, where N = 2 ×M2 is
𝜏 = 1.3 (3)
√
N + 2 (5), the fit and standard error were calculated
using linear regression. An oscillating pattern on the lane priority
routing results is noticeable with its relative magnitude decreas-
ing with device size, which results from even-sized devices out-
performing odd-sized devices. Odd-sized devices (e.g., a device of
3 × 3 X-Junctions) cannot fully realize the alternating lane prior-
ity because we ensure that the outer perimeter lane is always a
clockwise path.
The routing algorithm is flexible and works well for a wide
range of qubit numbers for a given device size. Figure 2B shows
the shuttling dependence on qubit number for qubit densities
less than or equal to 2 per X-Junction, that is, with full gate par-
allelizability. The oscillating pattern resulting from odd and even
device sizes ismore notable. Shuttling time increases for both the
lane priority routing and lower bound as more qubits are added
to a device of static size, and peaks at a density of two qubits per
X-Junction.
The main criteria we optimized for when creating the routing
algorithm was the total time. To calculate the achievable circuit
depth at which a device can run, the total error will not just
be a function of the total time, but also include factors such as
gate fidelity and ion loss. Traversing an X-Junction will have a
corresponding ion loss rate which may be higher than the loss
associated with linear shuttling. In order to quantify the associ-
ated error, we have used our simulation to count the number of
times qubits are expected to move through an X-Junction center.
The implications of these results for achievable depth will be ex-
plored in the following section. In Figure 3A, the mean number
of passes through an X-Junction, Xcount, is plotted as a function
of qubit number with vertical lines corresponding to a single
standard deviation, and the dependence is well described by the
following equation, Xcount = 0.4 (1)
√
N + 2 (2). The distribution
of passes is investigated in Figure 3B for four different device
sizes, 4, 6, 8, and 10. The qubits are separated into two data sets,
according to whether they are assigned to an interior or exterior
gate zone. Across all device sizes investigated, the maximum
passes did not exceed 4x the stated mean. For the device with
72 qubits investigated in Figure 3B, the probability of an individ-
ual ion passing through an X-Junction center ⩾14 times is low,
at approximately 0.2%.
It may be desirable to increase the qubit density beyond 2 per
X-Junction despite the potential loss of gate parallelizability, as
additional X-Junctions are experimentally costly to implement.
Figure 4A shows the efficiency of the routing protocol for three
different qubit densities. The increase in shuttling time is pre-
dominantly attributed to the multiple rounds of shuttling (and
gates) which are required for the 100% gate density (where gate
density is the percentage of qubits involved in gates per time step)
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Figure 4. A) Required shuttling time as a function of qubit number for three different qubit densities with red squares: 2 qubits per X-Junction; green
triangles: 4 qubits per X-Junction; blue circles: 6 qubits per X-Junction. Vertical lines represent one standard deviation. B) Required shuttling time as
a function of device size (defined as a square grid consisting of M by M X-Junctions where M is device size), with 2 ions per X-Junction, comparing
swap-based routing to our lane priority routing algorithm. Red squares: Lane priority routing. Green Triangles: Swap-based routing with a swap time
penalty equivalent to half the time it takes to shuttle between two adjacent X-Junctions. Blue Circles: Swap-based routing with a swap time penalty
equivalent to the time it takes to shuttle between two adjacent X-Junctions. Vertical lines represent one standard deviation and trend lines are fit using
linear regression.
algorithm which we are assessing against. With a density of four
qubits per X-Junction, a 100% two-qubit gate density algorithm
would be completed by two full rounds of shuttling and gate
applications. The oscillating pattern attributed to odd and even
devices becomes more apparent with increasing qubit density.
This analysis only includes the additional time associated with
the multiple rounds of shuttling and does not include the gate
time. The overall cost of increasing qubit density will depend on
the gate density of the desired algorithm.
We created a new routing algorithm which relies on positional
swaps where qubits take the shortest available route (ignoring the
previously mentioned lane priority routing) and swap to decon-
gest. We have compared the total shuttling time of the swap rout-
ing against the lane priority routing, for two different swap time
penalties, shown in Figure 4B. The time penalties were chosen
based on early experimental results. H, Kaufmann et al. demon-
strated fast ion swapping of 42 µs at a process fidelity of 99.5%.[39]
Van Mourik et al. demonstrated positional ion swapping with an
associated coherence loss of 0.2(2)%.[40] For ion shuttling speed,
Walther et al. demonstrated fast shuttling of cold ions, over a
distance of 280 µm in 3.6 µs[41] and P, Kaufmann et al. demon-
strated a state fidelity of 99.9994%, for shuttling over a distance
of 280 µm in 12.8 µs.[35] We characterized the average number
of swaps, nswap, per qubit for each connectivity run and found
that for 18 qubits; the average was 1 swap, and for 50 qubits, the
average was 1.7 swaps. The dependence was well described by
the following equation: nswap = 0.23(2)
√
N + 0.1(2), where the fit
and standard error were calculated using linear regression. The
average number of swaps per ion which was required to enable
connectivity was found to be only weakly dependent on the swap
time cost penalty; therefore, doubling the time penalty results in
minimal change to the number of swaps. For a wide range of de-
vice sizes, the lane priority routing outperforms the swap-based
routing on total time taken, for the swap time penalties used here.
This analysis suggests that for efficient routing in this 2D trap
design, it will not be necessary to perform positional swap op-
erations. However, some combination of the lane priority rout-
ing and positional swaps may be favorable, depending on the ex-
pected costs associated with these operations. In the following
section, we will bring in more practical considerations to define
the expected fidelity of a globally connected algorithm using our
lane priority routing algorithm.
3.2. Achievable Depth and Quantum Volume Estimations
For comparison between near-term quantum computers, one
must consider more than just the number of qubits. Quantum
volume (QV) is a conceived metric for quantum computational
Adv. Quantum Technol. 2020, 2000027 2000027 (6 of 11) © 2020 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
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power designed to enable sincere comparison between
architectures.[37] QV includes factors such as gate fidelity,








N × 𝜖eff (N)
]]2
(1)
for the number of qubits within the device N, and effective er-
ror rate 𝜖eff , which typically depends on N. QV reflects the lim-
iting factor of the device, which is either the qubit number or
the achievable depth D, where D = 1∕(N × 𝜖eff (N)). To compute
QV, a randomly generated depth-1 circuit on N qubits with N∕2
arbitrary (SU(4)) two-qubit gates is used. The achievable depth
represents the circuit depth at which the device can run before
coherence is lost, specifically, the depth at which at least one qubit
error is statistically likely. The achievable depth is a useful metric
which can be used separately from QV to estimate the feasibility
of running an algorithm on a NISQ device.
The effective error 𝜖eff for each depth-1 circuit includes gate er-
ror, and errors associated with gate decomposition, connectivity,
and parallelizability. The effective error can be used to calculate
the achievable depth. Many iterations of the randomly generated
circuit should be used to best capture the properties of the device.
In this section, we present an error model for the quantum com-
puting design analyzed in thismanuscript and present results for
a range of experimental parameters thatmay be achievable. In the
following analysis, we assume linear propagation of errors, which
represents a worst-case outcome, as it does not account for the
possibility of a new error reducing a previous error. We combine
the errors associated with connectivity and gates, as opposed to a
full simulation of the quantum states and associated noisemodel.
The advantage of this methodology is that we are able to make es-
timations on effective error (and therefore achievable depth) for a
wide range of qubit numbers and device sizes. The effective error
𝜖eff for this design and circuit requirement is, 𝜖eff = 𝜖gate + 𝜖conn,
where 𝜖gate is the two-qubit gate error and 𝜖conn is the error as-
sociated with enabling the required global connectivity. We de-
compose 𝜖conn into two components 𝜖conn = 𝜖deco + 𝜖loss, where
𝜖deco is the quantum decoherence associated with the total time
taken to enable connectivity where 𝜖deco = 1 − e−t∕c for time t and
coherence time c. Recent work by Kaufmann et al.[35] demon-
strated high state fidelity shuttling (99.9994%), where the coher-
ence time associated with shuttling was extrapolated to be 2.13s.
A coherence time of 50s has been demonstrated for stationary
ions in the atomic clock states of calcium.[43] In Figure 2A, we
quantify the average time required to enable connectivity as a
function of device size (qubit number). The stated dimensionless
time 𝜏 can be converted to a real time by multiplying it with the
expected time to shuttle an ion between two adjacent X-Junctions.
For ion shuttling speed, a distance of 280 µm has been demon-
strated in 3.6 µs[41] and 12.8 µs.[35] There will be an additional
time cost associated with performing a single combination and a
separation of ions, per iteration of the depth-1 circuit, which has
been performed in 80 µs.[10,42] 𝜖loss represents the likelihood for
an ion to be lost to the vacuum per iteration of the depth-1 circuit.
Investigations of ion loss for routing across X-Junction centers[44]
found that continuously Doppler cooled ions survive more than
105 round trips, whereas uncooled ions survive at least 65 round
trips. Ion loss occurs when its motional energy exceeds the trap
depth, which can be remedied by increasing the trapping poten-
tials and by cooling techniques. Significant work is carried out in
order to allow the application of large trapping voltages in order
to increase the effective trapping potential; recently trapping volt-
ages as large as 1000V have been demonstrated.[45] In Figure 3A,
we quantify the average number of X-Junction crosses, Xcount, as
a function of device size (qubit number), which can be combined
with an ion loss per shuttle rate, Xloss, for 𝜖loss. This can all be
combined into a single equation defining the effective error in
this design
𝜖eff = 𝜖gate + (1 − e−t∕c) + (Xcount × Xloss) (2)
This error model can be used to estimate the achievable depth
for a wide variety of device sizes and experimental parameters
for devices following this design. The gate error will depend on
the requirement of the algorithmwe are assessing against, which
in the case of QV is the arbitrary two-qubit gate. The focus of
this manuscript is the cost of enabling connectivity; therefore,
we have chosen to utilize the concept behind QV but alter its al-
gorithm requirement to instead be the native two-qubit gate of
the architecture being assessed. We will refer to this new met-
ric as QVnative going forward. The costs associated with arbitrary
two-qubit gate decompositions will be discussed later.
We use our error model to quantify QVnative as a function of
two-qubit gate fidelity for this architecture with two different as-
sumptions on experimental shuttling parameters, shown in Fig-
ure 5. These can be compared to the upper bound of this metric
which corresponds to a hypothetical architecture with free, all-to-
all connectivity. To demonstrate an example, a device with free
all-to-all connectivity and a two-qubit gate fidelity of 99.9% has a
log2 QVnative of 31.25. This implies that one could effectively run a
globally connected native two-qubit gate algorithm with approx-
imately 30 qubits at depth 30. We investigate up to a two-qubit
gate fidelity of 99.99%; this analysis indicates that without error
correction techniques, chasing high qubit numbers will be futile
even with considerable improvement to the current state of the
art two-qubit gate fidelities. The trapped ion plots of Figure 5 have
an ion loss rate of 10−5; we found that increasing this rate sub-
stantially decreases the QVnative, which seriously emphasises the
importance of achieving an ion loss rate of this order. The ion
loss rate can be improved by deeper trapping potentials and by
techniques such as sympathetic cooling. Ions may also be auto-
matically reloaded from a filled reservoir trap section.
We also quantify this metric for a model of a superconducting
architecture, which is a square grid with only nearest neighbor
interactions. In superconducting square grid systems, connec-
tivity is enabled by sequences of swap operations, and the best
known method has an overhead of Θ(N0.5)[22] for the random
complete graph (global connectivity). IBM provide an equation to
estimate the depth overhead, of the form (a
√
N + b), for a square
grid but it includes their gate decomposition costs of arbitrary
two-qubit gates.[37] Cowtan et al. developed a compiler to map
quantum circuits to devices with restricted qubit connectivity
and provides results on the depth overhead for nearest neighbor
square devices.[25] Using the publicly available software, CQC’s
t |ket⟩ and its recently improved connectivity compiler, the depth
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Figure 5. Log2 of the quantum volume with a native two-qubit gate requirement as a function of inverse gate error, 1∕𝜖, for different architectures. Here,
the number of qubits utilized to achieve a given value of QVnative is equal to log2 QVnative rounded up to the nearest even integer. Red: An architecture
with all-to-all connectivity where QVnative is solely defined by the native two-qubit gate fidelity using Equation (1) and represents the upper bound. Blue:
The trapped ion architecture investigated in this manuscript using our proposed error model and the the routing results of the previous section. The
coherence time and the time taken to shuttle between adjacent X-Junctions are extrapolated from work by Kaufmann et al.[35] We assume a distance
between adjacent X-Junctions of 2500 µm,[18] which implies a shuttling time, t, of 114 µs, and we use the demonstrated state fidelity of shuttling[35] to
infer a coherence time, c, of 2.13 s, and so t∕c ≈ 5 × 10−5. We assume an ion loss rate of 10−5 per X-Junction pass. We assume each iteration of the
depth-1 circuit requires one combination and one separation operation, each of which have a duration of 80 µs,[10,42] and we assume the state fidelity
of the operation can be inferred from the coherence time. Green: All the assumptions are identical to the above except for the coherence time which
has been increased by a factor 10.[43] Yellow: A model of a square grid superconducting architecture where connectivity is enabled through sequences
of nearest neighbour swap operations which require 3 native two-qubit gates (the CNOT). The depth overhead was found to scale as a function of qubit
number N as 2.77
√
N − 4.53 using the publicly available quantum compiling software, CQC’s t |ket⟩; improvements to the connectivity compiler would
reduce this overhead.
overhead was found to scale with qubit number N as, 2.77
√
N −
4.53. This overhead corresponds to a depth-1, 100% gate density,
native two-qubit gate (CNOT) algorithm with 10N iterations. A
swap gate is implemented with three CNOTs and no advanta-
geous initial qubit mapping was utilized.
The native two-qubit gate of this trapped ion design is the
Mølmer-Sørensen,[46] and although it does not directly depend
on the motional state, it is affected by the heating rate and exper-
imental offsets whereby it is favorable to begin in a low motional
state. Therefore, to reach the high two-qubit gate fidelities used
in Figure 5, it will be necessary to use cooling techniques. Tech-
niques such asDoppler and sideband cooling are only suitable for
the beginning of a quantum algorithm as they do not preserve
quantum information. Sympathetic cooling is a way of actively
cooling throughout a quantum algorithm, whereby the qubit is
sympathetically cooled via a different laser cooled ion species.
It is likely to be a critical technique for the use of trapped ion
devices, particularly in the fault tolerant regime. Shuttling-based
designs may benefit from multi-species shuttling. The relative
difference between the upper bound of free all-to-all connectivity
and the plots for trapped ions increases with the two-qubit fidelity
due to the independent cost associated with shuttling. We find a
notable difference in the QVnative between the superconducting
plot and the all-to-all, particularly at higher two-qubit gate fideli-
ties. Superconducting square grids have a slower growth ratewith
two-qubit gate fidelity because the associated depth overhead of
swaps increases with the number of qubits (the size of the grid).
In this model, the trapped ion design outperforms the supercon-
ducting square grid for this set of experimental shuttling param-
eters. The number of shuttling operations, 𝜏, required to enable
connectivity in the trapped ion design analyzed here, scales as
𝜏 = 1.3 (3)
√
N + 2 (5), which is comparable to the depth over-
head for swapping on the superconducting square grid. Extrapo-
lating from the high state fidelity shuttling of Kaufmann et al.,[35]
it implies a fidelity per shuttling operation (2500 µm) of 99.995%,
which is significantly higher than the two-qubit gate fidelities
achieved so far by superconducting systems. In order to facili-
tate further work with our error model by others, we havemade it
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open access.[36] To experimentally implement the work presented
here, a key challenge is to build and operate such a trap as shown
in Figure 1B. A trap needs to be fabricated for which a number
of approaches are being perused.[47]
The QV metric requires application of arbitrary, randomly
generated SU(4) two-qubit gates, as opposed to the native two-
qubit gate investigated above. The purpose of this requirement
is to capture the power of the architecture’s native gate set. There
is an upper bound circuit which can express any arbitrary U(4)
using 3 CNOTs and 15 elementary single-qubit gates,[48] with
a native gate set consisting of Rx(𝜃), Rz(𝜃), and the CNOT. We
have translated this upper bound circuit into the native gate set
of the architecture analyzed here, which is Rx(𝜃), Ry(𝜃), and the
Mølmer–Sørensen (MS) two-qubit gate[46] (see Appendix). The
gate count of the new upper bound circuit is 3 MS gates and
18 elementary single-qubit gates. We reduced the initial single-
qubit gate count from 29 to 18 by utilizing basic commutation
relations and the degrees of freedom which are available.[38] The
upper bound circuit represents a worst case and optimal circuits
can be found for particular SU(4)s using analytical techniques[49]
but most exact decompositions of arbitrary two-qubit gates will
require the three native two-qubit gates of the upper bound. A
new technique demonstrated by IBM can considerably improve
the fidelity of decomposing these gates[37]; Cross et al. instead
start with an allowable error on the decomposition, which allows
one to identify cases which require less than the upper bound of
three two-qubit gates. This can result in a considerable improve-
ment to the final fidelity, particularly when working with lower
two-qubit gate fidelities. The quantum volume with native qubit
gates we have used in this section is a clear tool of comparison for
the cost of connectivity in these two architectures. To extend this
comparison to architectures with drastically different gate sets,
such as those in some trapped ion designs which enable mul-
tiple (> 2) qubit gates, the original QV metric is more suitable.
Once more research characterizing quantum volume for various
quantum computing designs becomes available, a more detailed
comparison would be warranted.
4. Conclusion
The quantum computing architecture analyzed in this
manuscript has a clear path toward scaling to large qubit
numbers. Arbitrary connectivity between qubits can be enabled
in this design on near-term devices, relying only on shuttling
across a square grid, but prior to this work, there were no
proposed routing algorithms. We have created a routing algo-
rithm which efficiently enables connectivity in this design. A
simulation tool was created which allowed us to characterize the
routing algorithm and compare it against a strict lower bound
to which it scales with an equal gradient. The routing algorithm
compares favorably against positional-swap-based routing for
the experimental values used. We propose an error model
which can be combined with the results from the simulation
tool to estimate the circuit depth of a device as a function of
experimental parameters. We use a metric, QVnative, based on
quantum volume which instead has native two-qubit gates, to
focus on and assess the cost of connectivity in this trapped ion
design. The ion loss per shuttling operation was found to be
an important parameter of the model and needed to be low,
at 10−4–10−5, to reach appreciable circuit depths and it can
be improved experimentally with larger trapping potentials.
It is necessary to maintain a sufficiently low motional state
energy of the ions to reach high two-qubit gate fidelities, which
highlights the importance of developing techniques such as
sympathetic cooling, and therefore multi-species shuttling. We
use QVnative to assess a model of a square grid superconducting
device, and find that for the shuttling parameters used, this
trapped ion design has a substantially lower cost associated with
connectivity. The simulation tool and this analysis can be used
to inform the development of devices following this design,
by metering experimental priorities, and by solidifying the
requirements on shuttling. This work has implications for error
correction schemes, especially those which rely on non-nearest
neighbor interactions.
Appendix
A1. Decomposing Arbitrary Two-Qubit Gates
An upper bound circuit for expressing arbitrary two-qubit gates
in terms of Rx(𝜃), Rz(𝜃), and the CNOT, was found by Vatan
et al.[48]
An arbitrary single-qubit gate U1, can be expressed in the
form
U1 = ei𝛼Rn̂(𝛽)Rm̂(𝛾)Rn̂(𝛿) (A1)
for appropriate choices of 𝛼, 𝛽, 𝛾 , 𝜎, where n̂, and m̂ are non-
parallel real unit vectors in three dimensions.[6] We have con-
verted the circuit of Figure A1 into the native gate set of the archi-
tecture investigated here, which is, Rx(𝜃), Ry(𝜃) and the Mølmer-
Sørensen gate UMS(𝜒)
[46] which has the form
UMS(𝜒) =
⎛⎜⎜⎜⎜⎝
cos(𝜒) 0 0 −i sin(𝜒)
0 cos(𝜒) −i sin(𝜒) 0
0 −i sin(𝜒) cos(𝜒) 0
−i sin(𝜒) 0 0 cos(𝜒)
⎞⎟⎟⎟⎟⎠
(A2)
where 𝜒 can be set between −𝜋∕4 and 𝜋∕4. The new converted
circuit is shown in Figure A2, and has a gate count of three
MS gates and 18 single-qubit gates. The single-qubit gate count
was reduced by combining superfluous sequences of single-qubit
gates, utilizing commutation relations, and the available degrees
of freedom. The MS gate commutes with any Rx(𝜃). When de-
composing the CNOT and Rz(𝜃) gate, there is an available degree
Figure A1. A circuit for implementing any transform in U(4) with a gate
set consisting of Rx(𝜃), Rz(𝜃), and the CNOT, where the gate Ai here rep-
resents an arbitrary single-qubit transform, for a total gate count of 15
elementary single-qubit gates and 3 CNOTs.
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Figure A2. A circuit for implementing any transform in U(4) with a gate set consisting of Rx(𝜃), Ry(𝜃), and the Mølmer–Sørensen gate,
[48] for a total
gate count of 18 elementary single-qubit gates and 3 MS gates.
of freedom, where one may choose the direction of rotation on
certain Ry gates, which can then be used to eliminate some Ry
gates from the circuit.[38]
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